BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Penn Engineering Events - ECPv6.15.18//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:Penn Engineering Events
X-ORIGINAL-URL:https://seasevents.nmsdev7.com
X-WR-CALDESC:Events for Penn Engineering Events
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20220313T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20221106T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20230312T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20231105T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20240310T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20241103T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/New_York:20230216T140000
DTEND;TZID=America/New_York:20230216T160000
DTSTAMP:20260404T194035
CREATED:20230213T201930Z
LAST-MODIFIED:20230213T201930Z
UID:8469-1676556000-1676563200@seasevents.nmsdev7.com
SUMMARY:ESE PhD Thesis Defense: "Accelerating FPGA Developments from C to Bitstreams by Partial Reconfiguration"
DESCRIPTION:Divide-and-Conquer and incremental compilation strategies are widely used in software compilations. To enable these strategies for FPGAs\, this dissertation presents an open-source framework called PRflow\, which can speed up the compilation times by at most an order of magnitude. PRflow supports different optimization levels to make better trade-offs among compile-time\, area\, and performance. -O0 (PRflow_RISCV) maps applications to a cluster of on-chip RISC-V cores within seconds for quick verification and debugging. -O1 (PRflow) compiles the separate parts of an application to partial FPGA bitstreams for different Partial reconfigurable regions on the chip. Individual parts can be compiled in parallel within 24 minutes. The interconnections between separate parts can be recompiled by configuring the NoC by sending configuration packets by the host. -O2 (PRflow_DW) supports inter-connection customization with a fixed page-size overlay on top of commercial FPGA to meet high inter-page bandwidth requirements which can improve the performance by up to 10X compared with -O1. -O3 (PRflow_HiPR) supports overlay customization for higher inter-page throughput and various size requirements with similar incremental compile time to -O1 and -O2. This dissertation demonstrates the PRflow framework on the Xilinx Alveo-U50 data-center card with an xcu50-fsvh2104-2-e FPGA chip (14nm FinFET) by mapping Rosetta HLS complete benchmark set. PRflow can accelerate the compilation times from 2–3 hours (state-of-art Vitis) to 10-24 minutes.
URL:https://seasevents.nmsdev7.com/event/ese-phd-thesis-defense-accelerating-fpga-developments-from-c-to-bitstreams-by-partial-reconfiguration/
LOCATION:Cora Ingrum Conference Room (Towne 215 – enter at Towne 211)
CATEGORIES:Dissertation or Thesis Defense
ORGANIZER;CN="Electrical and Systems Engineering":MAILTO:eseevents@seas.upenn.edu
END:VEVENT
END:VCALENDAR