BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Penn Engineering Events - ECPv6.16.3//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:Penn Engineering Events
X-ORIGINAL-URL:https://seasevents.nmsdev7.com
X-WR-CALDESC:Events for Penn Engineering Events
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20240310T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20241103T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20250309T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20251102T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20260308T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20261101T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/New_York:20251030T110000
DTEND;TZID=America/New_York:20251030T120000
DTSTAMP:20260601T213122
CREATED:20250730T172652Z
LAST-MODIFIED:20250730T172652Z
UID:14244-1761822000-1761825600@seasevents.nmsdev7.com
SUMMARY:ESE Fall Seminar - "From Circuits to Cognition: Silicon for Embodied Intelligence"
DESCRIPTION:The next generation of intelligent and autonomous systems requires not only novel devices but also new silicon architectures and design workflows that transcend conventional approaches to deliver real-time learning\, perception\, and decision-making under severe power and resource constraints. In this talk\, I will outline a cross-layer methodology for architecting silicon for embodied AI\, from workload characterization and benchmarking to architecture exploration\, compiler integration\, and system prototyping. Central to this effort are compute-in-memory accelerators\, mixed-signal neuromorphic architectures\, and memory-centric SoCs that integrate hybrid RRAM/SRAM arrays\, all designed within workflow frameworks that couple algorithmic needs with hardware capabilities. Case studies will highlight reconfigurable streaming-dataflow architectures for reasoning and decision-making\, heterogeneous SoCs optimized for autonomous workloads\, and bio-mimetic silicon platforms for navigation and planning. By unifying design flows\, benchmarking\, and circuit innovation\, this work illustrates how silicon architectures can be systematically engineered to achieve the transparency\, energy efficiency\, and adaptability demanded by embodied intelligence and autonomy.
URL:https://seasevents.nmsdev7.com/event/ese-fall-seminar-title-tba-6/
LOCATION:Raisler Lounge (Room 225)\, Towne Building\, 220 South 33rd Street\, Philadelphia\, PA\, 19104\, United States
CATEGORIES:Seminar,Colloquium
ORGANIZER;CN="Electrical and Systems Engineering":MAILTO:eseevents@seas.upenn.edu
END:VEVENT
END:VCALENDAR